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Abstract
In order to study the hot-electron degradation parameters n, m, and H, whose accurate
extraction is critical in simulating circuit-level hot-electron degradation, both N-
MOSFETs and P-MOSFETs have been fabricated with the shortest channel length of 0.25
gm. Processing techniques, such as an over-exposure and a short drive-in at high
temperature, are used in order to fabricate short channel devices with shallow junctions,
using a standard ultraviolet lithography system. A thorough characterization of hot-
electron degradation parameters is presented, and physical explanations are given for the
degradation parameters' dependencies on various MOSFET parameters, such as Tox and
Nsub, stressing conditions, such as Eox and Vsub, and degradation mechanisms, such as
interface-state generation and charge trapping. Several existing physical theories are
explored and explained in further detail. Future research plans are presented in order to
accomplish the goal of developing an optimal degradation parameter extraction guideline
for hot-electron circuit performance degradation simulation.
Thesis Supervisor: James E. Chung
Title : Assistant Professor of Electrical Engineering
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Chapter I
Introduction
1.1 Hot-electron Phenomenon
1.1.1 Overview
Hot-electrons are produced in the MOSFET by a high lateral electric field near the
drain. Recently, as the channel length of the MOSFET is reduced to the submicron level
while keeping the power supply voltage the same, the lateral electric field along the
channel of the MOSFET has increased. This increased electric field accelerates the
channel electrons, increasing their energy, and the accelerated electrons' effective
temperature becomes higher than that of the surrounding silicon lattice. Thus, these
electrons are called hot-electrons. The generation of hot-electrons is shown in Figure
1.1.
There are numerous problems that are direct results of hot-electrons. As the hot-
electrons' effective temperature becomes high, they gain high enough energy to cross over
the energy barrier between the Si and SiO2. When the hot-electrons cross over the Si-
SiO2 interface, they break the Si-H bonds at the interface and create interface-traps. This
phenomenon is shown in Figure 1.2. As a result of these interface-traps, the MOSFET's
characteristics change. For example, in the case of an N-MOSFET, the threshold
10
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Figure 1.1 Hot-electron generation [1]
voltage(V T ) increases due to the negative charge at the Si-SiO 2. As the VT increases, the
drain current (ID) decreases, and the transconductance(Gm) also decreases. In general,
the performance of the MOSFET degrades. This effect is called hot-electron
degradation.
1.1.2 Background
The fabrication technology of MOSFETs has been improving rapidly since the
introduction of the first working device about 30 years ago[2]. Today, integrating more
than 64 million MOSFETs on a silicon substrate as small as 1 inch2 has become
successful. The feature sizes of ULSI MOSFETs have been continuously scaled down to
produce higher yields at lower costs, allow more circuit functions per chip, and improve
device and circuit performance through higher speed and lower power consumption. At
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Figure 1.2 Possible interface-traps: (a) silicon lattice and perfect SiO2 overlayer; (b)
stretched Si-02 bond; (c) stretched Si-Si bond or oxygen vacancy; (d) silicon
dangling bond [3]
the same time, there have been efforts to maintain the same power supply voltage for
system compatibility with other existing integrated circuits.
Scaled-down devices have shorter channel lengths, shallower junction depths, and
thinner gate oxides. Currently, the channel length goes down to as small as 0.1 m, the
junction depth to 50 nm, and the gate oxide thickness to 5 nm, using SOI(silicon-on-
insulator) technology[4].
It is projected that commercially productive MOSFET's feature sizes for memory circuits
will go down to as small as 0.09 glm in channel length, 70 nm in junction depth, and 4 nm
in the gate oxide thickness by year 2007, using conventional bulk technology[5].
These scalings are necessary to provide more current drive while maintaining the
correct device threshold voltage and off-state current. But since the power supply voltage
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remains the same due to system requirements, the same voltage is now applied across a
shorter channel, hence the resultant electric field is much higher. In addition, the
shallower junction and thinner gate oxide also increase the electric field at the drain
junction.
In N-MOSFETs, the channel electrons are accelerated by the high drain electric
field and become hot-electrons. The maximum channel electric field Em, which occurs at
the drain end of the channel, has the greatest impact on the hot-electron degradation[6]. It
has been recognized for a long time that the hot-electron degradation imposes major
constraints on device scaling[7-8]. Therefore, the physical mechanisms of the hot-
electron degradation and solutions to suppress its effects have been extensively
researched[9-13].
1.1.3 Theory
While device degradation may be the most discussed hot-electron effect as
explained above, there are other manifestations of hot-electrons. Figure 1.3 gives a
bigger conceptual view of the hot-electron problem. As shown in Figure 1.3, all the hot-
electron effects are driven by a common driving force- the channel electric field, or more
specifically the maximum channel electric field Em, which occurs at the drain end of the
channel. The maximum channel electric field can be modeled as follows [7]:
VDS - VDsat V/mEm = s - V/cm (1.1)
0.22 Tox3 * Xj2
When the channel electrons are accelerated by this maximum electric field, they become so
energetic that they collide with the silicon lattice, and, as a consequence, electron/hole
pairs are generated. This phenomenon is called impact ionization. Most of the electrons
13
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Figure 1.3 Conceptual view of the hot-electron problems[6]
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generated by the impact ionization flow into the drain due to the channel electric field.
Some generated holes flow into the substrate and appear as substrate current[14-15].
Thus, the substrate current Isub is often used as a monitor for hot-electron degradation.
Some of the hot-electrons may be injected into the gate oxide of the MOSFET,
where they become trapped and can damage the oxide and Si-SiO2 interface. This
injection is made possible because these hot-electrons have gained sufficient energy to
surmount the Si-SiO 2 energy barrier(cIB = 2.7 - 3.2 eV, depending on the amount of
barrier lowering)[10]. When crossing over the Si-SiO 2 interface, the hot-electrons break
the Si-H bonds, leaving behind silicon dangling bonds that result in the formation of
acceptor-type interface states[6, 13].
Conflicting views exist on whether the hot-electron degradation in N-MOSFETs,
such as VT shift and ID reduction, is due to the charge traps in the gate oxide or the
interface traps. Recent studies, however, show that for low Vgs(Vgs VT) , the hole
traps dominate the degradation mechanism, for high VgS(Vgs Vds), the electron traps
Vdsdominate the degradation mechanism, and for peak Isub conditions(Vgs - ), which
2
has been believed to be the worst hot-electron degradation condition, the interface traps
dominate the degradation mechanism[16-17]. In circuits, the MOSFETs constantly go
Vds
through transients and, thus, the medium Vgs condition (Vgs 2 ) best simulates the
circuit operation.
There is additional evidence supporting the dominant interface traps theory. It has
been shown that after long-term operation or accelerated stressing, the current-voltage
characteristics of MOSFETs change. A linear relationship has been observed between the
VT shift, ID reduction, and Gm degradation[6]. This linear relationship suggests that
interface-state generation is the dominant degradation mechanism[18]. Charge pumping
measurement experiments have given further evidence to support the role of ANit[19].
Based on the above theories, the current hot-electron degradation model has been
15
developed under the assumption that the main degradation mechanism is interface
traps[6].
Hot-electron-induced interface state can have significant impact on the performance
of the MOSFET. In general, the interface state shifts the VT and degrades the mobility of
the carriers[20]. Thus, the current is continually reduced as more and more hot-electrons
are injected into the gate oxide. This presents a potential reliability problem in circuits. It
has been shown that both analog and digital circuit's performance degrade due to the hot-
electrons[1, 21-22]. Another potential problem is CMOS latchup[23]. This can be caused
by excessive substrate current which is generated by impact ionization, which, in turn, is
caused by the hot-electrons.
In the N-MOSFET, the acceptor-type interface states become negatively charged
when filled with electrons and reduce the number of channel electrons present at a given
gate bias[12-13]. The amount of interface states that are generated due to the hot-
electrons has been modeled as follows[6]:
Oit
ID qX EmANit c, [ I-e tstress]n (1.2)
where ID is the drain current, W is the width of the device, bit is the critical energy to
create the interface state, is the electron mean-free path, Em is the maximum electric
field, tstress is the time for which the device has been stressed, and n is the degradation
rate coefficient which needs to be empirically extracted. Physically, the model says the
following: the number of interface state generated is proportional to the drain current and
the stress time, exponentially proportional to the maximum electric field, and
exponentially inversely proportional to the critical energy required to create the interface
state. In other words, the number of interface states generated decreases exponentially as
the critical energy to create the interface states increases.
Hot-electron-induced substrate current has been modeled as follows[14]:
Isub ID* e q Em (1.3)
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where Oi is the critical energy for impact ionization. Again, it can be interpreted that Isub
is proportional to ID , exponentially proportional to E m , and exponentially inversely
proportional to i. In other words, the substrate current decreases exponentially as the
critical energy for impact ionization increases.
Combining the expressions (1.2) and (1.3) in order to eliminate the Em term, the
following equation is derived:
ANit= ID ( Isub)m tss]" (1.4)
W*H ID
where m = , and H is a technology-dependent constant in order to account for
different technologies and device variations. It is important to notice that one needs to
extract three degradation parameters, namely n, m, and H, experimentally, in order to use
the above model to predict the amount of the hot-electron degradation in MOSFETs.
This parameter extraction procedure will be explained in detail in the next chapter, and
modeling these parameters to extract their values accurately forms the core study of this
thesis.
In order to simplify the notation in Equation (1.4), we define the "Age" as follows:
Age _ )m tID S (1.5)
W*H ID
When the ID and Isub are time-dependent and periodic, as in the case of AC stressing, the
"Age" is modeled as follows:
4ge = f'r [h,,Mt)m iO(t ) l- '
'w,t/ H (1.6)
where T is the wave form period.
Then, combining Equation (1.4) and (1.5) or (1.6),
ANit = [Age]" (1.7)
We observe from equation (1.7) that the hot-electron degradation ANit has a power law
dependence on the Age.
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Whereas ANit is the dominant degradation mechanism for N-MOSFETs, it has been
shown that electron traps are the dominant degradation mechanism for P-MOSFETs[24].
It has been also observed that gate current(Ig) is a better monitor for P-MOSFET hot-
electron degradation than substrate current(Isub), unlike in the case of N-MOSFETs.
Hot-electron degradation in P-MOSFETs introduces a new problem in addition to the
aforementioned problems in N-MOSFETs: a channel-length shortening phenomenon[25].
When the hot-electrons are trapped in the gate oxide near the drain, they invert the N-type
Si near the drain to the P-type Si, and, thus, the effective channel length through which the
carriers(holes) flow is reduced. This problem becomes more serious as the dimensions of
MOSFETs reach the submicron regime. There has been less research on P-MOSFET hot-
electron degradation because N-MOSFETs have caused more serious problems in the
circuit operations so far. However, as device dimensions decrease, the effects of P-
MOSFETs are increasing, and, thus, it is likely that the P-MOSFETs will draw more
attention and research in the near future.
1.1.4 Solutions
Since hot-electron degradation has caused much concern over the years, there has
been much effort to develop possible solutions to reduce hot-electron degradation effects
on MOSFETs. There are two categories of solutions: (1) gate-oxide engineering to
make the gate oxide more resistant to hot-electrons, and (2) drain engineering to reduce
the maximum electric field.
First, gate oxide engineering seems to be a very reasonable solution because, after
all, the hot-electron degradation effects(i.e changes in current-voltage characteristics) are
due to the trapped hot-electrons either at the Si-SiO2 interface or in the gate oxide. Thus,
if the gate oxide becomes more hot-electron resistant, it seems that there will be less hot-
electrons trapped both at the interface and in the gate oxide, and, as a result, the
characteristics of MOSFETs will change less.
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Fluorination and nitridation of the gate oxide are two different methods of making
the oxide more hot-electron resistant. Both methods make it more difficult for hot-
electrons to generate interface states[26-28]. It has been shown that significant
improvement in hot-electron "hardness" is observed due to the reduced generation rate of
interface traps by properly incorporating fluorine into the gate oxide[26]. Nitridation of
the gate oxide has also improved the resistance to hot-electron degradation. Nitridation
introduces both nitrogen and hydrogen related species into the gate oxide and
demonstrates smaller charge-trapping characteristics[27-28]. A drawback of this solution,
however, is that the mobility of the carriers is reduced.
As shown in equation (1.2), ANit is exponentially proportional to the maximum
electric field Em. Thus, if Em is reduced, ANit would decrease exponentially. This
motivates drain engineering as one of the possible solutions to hot-electron degradation.
It has been shown that Em at the drain end decreases when the lightly-doped drains(LDD)
are formed by As or P implantation[29]. The LDD structure lowers the electric field by
spreading the drain-to-source potential across the lightly-doped region adjacent to the
drain junction. Its cross-section is compared with that of the conventional device in
Figure 1.4. Apart from reducing the maximum electric field, and, hence, resulting in
higher breakdown voltage, lower substrate current, and improved reliability, the LDD
device also reduces short channel effects and the punchthrough voltage due to the
shallower junction of the drain extension[l]. However, there are several drawbacks to
this solution. First, the series resistance increases because the n- region adds to the device
on-resistance. This, in turn, reduces the current drivability. Second, the mobility of the
device also degrades. The mobility reduction is a direct result of the damage in the
subdiffusion and channel regions(under the gate-electrode control), which induces
Coulomb scattering, which, in turn, reduces the mobility[30]. When the series resistance
increases very much, ANit does not exhibit power law dependence on Age any more as in
equation (1.4).
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Figure 1.4 (a) the cross section of the conventional N-MOSFET; (b) the cross section of
the LDD N-MOSFET
Rather, the degradation saturates with time. An astute technique can be used to
calibrate the parameter extraction procedure in order to use Equation (1.4) to predict hot-
electron degradation[31].
There are several possible solutions to remedy some of the hot-electron degradation
effects, but there is a trade-off between device performance and reliability. This trade-off
needs to be taken into account when one designs solutions for hot-electron degradation.
20
Chapter II
Motivation
2.1 Circuit Level Hot-electron Reliability Simulation
System and circuit performance requirements should be the primary basis for hot-
electron reliability criteria because, from the customer's point of view, reliable devices are
meaningless unless the end product, circuit or system, is reliable. Unfortunately, however,
although there have been some extensive studies on hot-electron degradation on MOSFET
devices, it still remains unclear how the hot-electron affects the overall circuit or system
performance[32].
Because of uncertainty about the overall impact of hot-electron degradation,
extremely conservative circuit design guidelines have been employed. The maximum
allowable MOSFET Vds is usually tightly limited. In addition, cascode design techniques
are used to reduce the voltage drop across individual devices[33]. At the device level, the
uncertainty has resulted in the widespread adoption of relatively conservative hot-electron
technologies, such as LDD and fluorinated or nitrided gate oxide as explained in chapter
1. The conservative design guidelines both at the circuit and the device level sacrifice the
system performance for reliability.
The uncertainty about the overall impact of hot-electron degradation on circuit
performance has motivated to develop a circuit level hot-electron reliability simulation
21
program called the Circuit-Aging Simulator (CAS)[34]. CAS can predict the hot-electron
degradation of MOSFET devices undergoing dynamic operation in circuits and, thus, can
predict the degraded behavior that the circuits would have after operating a user specified
operating time. In order to predict the amount of hot-electron degradation on MOSFET
devices in circuits, CAS uses Equation (1.4). The three degradation parameter values in
the model, n, m, and H, must be extracted by stressing and measuring the MOSFETs.
For ID in Equation (1.4), the SPICE model is used. For Isub, the following model is
used[34].
Bile
Isub = ID(Vds- Vdsat)e Vd - Vt (2.1)
Bi
where Ai and Bi are set to 200 and 170 for N-MOSFET and 1000 and 370 for P-
MOSFET, respectively, and Vdsat is modeled as
Vdsat- - EcritL(Vgs - VT) (2.2)
EcriL + (Vgs - VT)
The lc parameter in Equation (2.1) and Ecrit parameter in Equation (2.2) are extracted by
measuring the MOSFETs. The Ai and Bi above are empirically determined values
through extensive measurements of MOSFETs to fit the model. The circuit simulator
SPICE is built into CAS in order to simulate the behavior of circuits.
The following steps are taken in order to predict the hot-electron degraded behavior
of circuits in CAS:
(1) A fresh circuit with no stressing is simulated by SPICE, using fresh MOSFET
parameters. The MOSFET parameters, such as the flat band voltage(VFB), the
surface potential(%s), and the mobility constant(g), etc., are extracted using BSIM2
parameter extraction program[35]. The output is the behavior of the fresh circuit.
(2) The user stresses a MOSFET for a certain length of time, tl, by applying constant
DC voltages(Vds, Vgs, and Vbs). A proper stressing condition will be explained in
section 2.2. Then, the user runs the BSIM2 parameter extraction program, with the
stressed device for the period of tl, in order to obtain degraded MOSFET
22
parameter values. Then, the user calculates the Age at tl(Agel), using Equation
(1.5). This is relatively a straightforward process since all the stressing conditions
are known(i.e. ID , Isub, and tstress are known). The n, m, and H values need to be
extracted in order to calculate the Age before using Equation (1.5). Extraction
procedure of these three degradation parameters will be explained in detail in section
2.2. Notice that extracting these degradation parameters accurately is a critical step
since the number of interface states generated(ANit) or the changes in the I-V
characteristics of MOSFETs are a strong function of these degradation parameters.
(3) The user stresses the above MOSFET for a longer period of time, t2, by applying the
same stressing conditions as above. Then, he repeats the rest of the steps taken in
(2). Now, the Age 2 is calculated, and a set of degraded MOSFET parameters
corresponding to the Age 2 is obtained. The user repeats this process until he obtains
the Age N. Then, N sets of degraded MOSFET parameters corresponding to Age1
to Age N are obtained.
(4) CAS simulates the desired circuit and calculates the Age that each device in the
circuit would have if the SPICE analysis is repeated up to the user-specified future
time point.
(5) CAS compares the Age of each device in the circuit with that of the stressed model
parameter files that were taken in step (2) and (3), and calculates the new aged
model parameters for each device in the circuit by interpolation or regression. This
step is shown in Figure 2.1
(6) Once the degraded parameters for each device in the circuit is obtained from step
(5), then the SPICE circuit simulation is run again with the degraded parameters.
The output of this simulation is the hot-electron degraded behavior of the circuit
after the user-specified future time. This can be compared with the fresh output
taken in step (1).
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p
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Ap, Age Ape
Figure 2.1 Calculation of the aged MOSFET parameters from pre-DC-stressed model
parameter sets. The barrels represent the various model parameter sets with
different ages Agel, Age 2, etc., while the MOSFET's age in the circuit is
represented by Age[34].
In Figure 2.1, the barrels represent the fresh and pre-DC-stressed model parameter
files with Agel, Age 2, and, etc. The Age of the device in the circuit is being compared
with each Agei. Typically, the Age of the device in the circuit will lie between two of the
pre-DC-stressed model parameter sets. The user has a choice to specify whether
interpolation is used as in Figure 2.1 or whether regression is desired in order to obtain the
degraded parameters for each MOSFET in the simulated circuit.
The following procedure is taken in order to calculate the total ANit that each
device ,which undergoes dynamic operation in the circuit, would have(i.e. the following is
24
Fresh
IAge
Agc;
.................... 
.............. r
/l · · · · · · ·
an elaboration of step (4) above). For the discussion below, the following constant is
defined:
ID Isub)m]nA = [ (-)] (2.3)
W*H ID
Then,
ANit = A * tn (2.4)
To calculate the total ANit that occurs in the SPICE analysis, ANit during each time step
At is first calculated. All the MOSFET parameters and currents(ID and Isub for each
MOSFET) are assumed to be constant and are equal to their values at the beginning of
the time step. Now, let us number each time period t1, t2, ..... with differing A
coefficients A1, A2, ..... and n values nl, n2, ..... because of the variations of the
degradation parameters and currents that occur for different times.
Starting from the beginning of the analysis, ANit occurring in the first time step is
ANit(tl) = A * Atn', since no degradation has occurred before this time step. To calculate
ANit in the next time step, however, we need to consider the amount of degradation that
occurred before it(i.e. ANit(tl)), in this case equal to A At'. Since ANit of the present
time step, t2, depends only on the magnitude of the previous current degradation(i.e. AID
and AIsub), not on the stressing history, we can introduce another variable t' which
represents the time it would take the device to obtain this previous degradation but at the
present current level(i.e. new ID and Isub) and parameter values. In other words, in this
example, we can introduce t' such that
ANit(ti) = A Atn ' = A2 t' n2 (2.5)
Then, we can directly add the times to compute the total degradation up to the present
time step t2.
ANit(t2)= A2(t' + At)2 (2.6)
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Note that we cannot directly add the degradation of the two time steps together without
normalizing the time as t' as in Equation (2.6) because Equation (2.4) only applies to DC
stressing where all the currents (ID and Isub) and n value are constant. In other words,
ANit(t2) Ai l At + A2 * Atn2 (2.7)
Now, we solve Equation (2.5) for t' and substitute it into Equation (2.6) and obtain
ANit(t2) = A2 [Nit(tl) + At]n2 (2.8)
A2
I 1
= [ANit(t) n2 + A2n2 * At]n2 (2.9)
Equation (2.9) states that the total ANit up to the present time step can be found from that
of the previous time step and from the present currents(ID and Isub) and degradation
parameter n. In CAS, Equation (2.9) is applied successively to each time step ti to find
the total ANit of each MOSFET in the simulated circuit[34].
2.2 Parameter Extraction Procedure
As discussed in section 2.1, CAS is used to predict the hot-electron degraded
behavior of circuits. In order to use CAS successfully, the three degradation parameters,
n, m, and H, need to be accurately extracted and fed into CAS since the degradation ANit
is a function of these parameters. A small inaccuracy in these parameter values may result
in huge error of the simulation since the degradation has the power law functional
dependence on these parameters as shown in Equation (1.4). This section describes the
parameter extraction procedure and discusses the general issues that are associated with
accurately extracting these parameters.
2.2.1 Parameter n Extraction
AID AGmAssuming that the changes of MOSFET characteristics, such as - G , and
In Gm
AVT, are mainly due to the interface states as discussed in chapter 1, Equation (1.4) can
be written as
AI_ ID Isub
ID [ HM ,s]n (2.10)ID W*H ID
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AID
Then, when plotting log(-) vs. log(tstress) in the x-y graph, the slope of the line
ID
becomes the parameter n. This is shown in Figure 2.2. The data in Figure 2.2 are
obtained by applying constant DC voltages Vds, Vgs, and Vbs, to a N-MOSFET for 100
minutes. Intermittently, is measured and recorded. In Figure 2.2, it is measured at 1,
2, 5, 10, 20, 50 and 100 minutes so that the spacing in the log-log plot is equi-distant.
Choosing a stressing condition to obtain such a plot is important since the
degradation parameter values can be a function of the stressing conditions. Traditionally,
in order to account for the worst hot-electron degradation scenario, the stressing
condition has been chosen such that Isub is the maximum. It has long been believed that
the MOSFET undergoes the most hot-electron degradation under the peak Isub condition
because Isub is produced as a result of impact ionization, which also creates the hot-
electrons[6]. The peak Isub condition implies that Vbs = OV for a set of Vds and Vgs.
The Vds is chosen around the avalanche break-down voltage so that the degradation of
the MOSFET is accelerated. Then, at Vds break-down Vds and Vbs = OV, Vg s is
swept from OV to 5V to find the maximum Isub condition. Typically, the Vgs for the
maximum Isub condition lies between OV and 5V. Once these stressing conditions are
determined, they are applied to a MOSFET for a long enough period of time to observe a
considerable of amount of hot-electron degradation, such as 10% reduction of ID in the
linear region. There are other methods of choosing stressing conditions. For example, as
will be shown later, the parameter m has a functional dependence on the electric field
across the SiO2(Eox). Since Eox at the drain end of the channel is modeled as
Vgs - Vds - VFB (2.11)
Tox
the Vgs is varied for a fixed value of Vds to observe the effect of Eox on the parameter
values n, m, and H.
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Figure 2.2 Parameter n extraction. The slope of the fitted lines is n.
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In Figure 2.2, the stressing Vds was chosen 4.3V, and Vgs was chosen for each oxide
thickness(Tox) so that the Eox remains constant for all three Tox's. Vbs was set to 0 to
maximize the Isub as discussed above. It is found that n _ 0.5 and the value is
independent of the Tox of MOSFETs.
2.2.2 Parameter m and H Extraction
In order to calculate the lifetime of a MOSFET due to hot-electron degradation, a
lifetime criterion first needs to be formulated. A typical lifetime criterion is 10%
reduction of ID in the linear region(i.e. the time it would take the device to degrade 10%
of the linear ID under a normal operating condition). The ID in the linear region is used
most frequently as the principal degradation monitor because of its direct relation to the
hot-electron-generated interface state density[20] and ease of measurements. The lifetime
criterion above, however, is completely arbitrary. In fact, it has been shown through
numerous studies[21, 36-37] that 10% reduction of the linear region ID do not contribute
much to the overall circuit performance degradation. For example, it has been reported
that 10% degradation of ID correspond to approximately 2.5% degradation of the
propagation delay in a ring oscillator[36]. Once the lifetime criterion is formulated,
Equation (1.5) can be rearranged as following:
'T*ID Isub
= H4( ) (2.12)
W ID
Based on Equation (2.12), the parameter m and H can be extracted from the lifetime
l:* ID Isub
correlation plot of * vs. - in a log-log scale. By stressing the MOSFETs with
W ID
Isub
different - ratios, the data can be fitted to the model (2.12). The negative slope and y-
ID
intercept of the fitted line correspond to the parameter m and log(H), respectively.
Extraction of these parameters are shown in Figure 2.3. N-MOSFETs with feature sizes
Leff = 0.8gm, W= 20gm, and Tox=16.5nm were stressed for 50 minutes for several
Isub
different ratios of . Each fitted line in Figure 2.3 represents different stressing Eox as
ID
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Figure 2.3 Parameter m extraction. The slopes of the fitted lines are m.
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shown in Equation (2.11). It is clear from this figure that the parameters m and H have
functional dependencies on Eox. Its dependence is shown in Figure 2.4. A natural
question that arises, then, is that which value of m and H should be fed into CAS in order
to accurately simulate the hot-electron degraded behavior of circuits. It also leads to a
question that whether these parameters have functional dependencies on other stressing
conditions, such as Vbs, and MOSFET processing parameters, such as Tox, Xj, and
Nsub.
A main driving force for these questions about the n, m, and H parameter
extraction is the lack of physical understanding of these parameters. The model (1.4) was
semi-empirically developed based on extensive measurements of N-MOSFETs and a hand-
waving physical theory, and, these parameters were introduced to fit the model (1.4). For
example, it has been observed that the degradation has a power-law relationship with
stressed time(i.e. ANit = Ktn), but its physical reason is still unknown. The parameter m
= -has a physical meaning of the ratio of the critical energy for the interface traps over
the impact ionization energy. However, its dependence on Eox, as shown in Figure 2.3, is
only qualitatively known[38]. The parameter H was introduced in order to account for
different processing technologies and to fit the model (1.4). It has no physical meaning.
Another problem that arises is how to select a correct stressing condition to extract these
parameters. Since these parameters are functions of the stressing conditions, we need to
find an optimal stressing condition to accurately simulate the hot-electron degraded
performance of circuits.
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Figure 2.4 Parameter m's dependence on gate-oxide electric field
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Chapter III
Research Plan
3.1 Research Objective
Although there have been several experimental hot-electron degradation studies on
different classes of circuits ranging from digital circuits, such as ring oscillators, different
logic gates(NAND, NOR, etc) to analog circuits, such as differential amplifiers and sense
amplifiers[21-22, 36-41], there has been less research on the circuit-level simulation
because of numerous unanswered questions and issues that are described in section 2.2.
Even some simulation studies do not address the issues that are involved in the parameter
extraction procedure since these studies assume the correct parameter values[42-43].
However, it is discussed in chapter 2 that without careful calibrations, the simulation tools
such as CAS and RELY[44] would not be very accurate, thus, limit their overall impacts
and usefulness.
This research focuses on the parameter extraction procedure for the circuit-level
hot-electron reliability simulation. More specifically, the three degradation parameters in
the model (1.4), namely, n, m, and H, are studied. It was shown that an accurate
extraction of these three parameter values is critical in simulating the performance
degradation of circuits. As explained in section 2.2.2, however, the lack of physical
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understanding of these parameters has caused the bottleneck in calibrating the simulation
tool to a particular process.
Through extensive MOSFET measurements and stressings, these parameters'
dependencies on stressing conditions(Eox, Em, Vbs, Vgs, and Vds) and MOSFET
processing parameters(Leff, Nsub, Tox, etc.) will be shown. As mentioned above, this
issue has not been addressed in detail thus far. First, the functional dependence of the
degradation parameters on stressing conditions and MOSFET processing parameters is
interesting by itself to observe since this phenomenon was never completely characterized.
Second, a complete result of such a functional dependence will help to summarize all the
existing, hand-waving physical theories, such as the parameter m's dependence on Eox,
and will lead to more concrete physical understanding and explanation of the degradation
parameters.
Once we develop the physical intuition of these degradation parameters, we can
develop an optimal stressing condition which is necessary to accurately extract these
parameters. Then, we can also develop a standardized parameter extraction guideline,
which explains how to calibrate the simulation tool to a particular process to simulate the
hot-electron degraded performance of circuits. This will be an invaluable tool for a device
engineer or circuit designer who needs the reliability criteria before the actual design and
implementation stage.
3.2 Experimental Setup
The equipments used for the hot-electron stressing and measurement are shown in
Figure 3.1. The setup consists of a probe station, which probes MOSFETs individually, a
semi-conductor parameter analyzer(HP4145), which measures the I-V characteristics of
MOSFETs, a personal computer, which controls all the stressing and measurement of
MOSFETs, and a plotter, which prints out the data and figures on paper for analysis.
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Computer
Figure 3.1 Experimental setup for automated stressing and measuring MOSFETs
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Plotter
Semiconductor Parameter
Analyzer
Probe Station
There are several software programs that are used to automate the stressing procedure
and analyze the data to calculate the current degradation, threshold voltage shifts, and etc.
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Chapter IV
Device Fabrication
4.1 MOSFET Splits
As explained in Chapter 3, an extensive number of MOSFET devices with different
processing parameters are needed in order to observe functional dependencies of the hot-
electron degradation parameters(n, m, and H) on the MOSFET processing parameters,
such as the gate-oxide thickness(Tox) and the channel substrate doping(Nsub). Therefore,
both the N-MOSFETs and P-MOSFETs have been fabricated with varying Tox's and
Nsub's. Table 4.1 summarizes all the splits for the N-MOSFETs, and Table 4.2
summarizes all the splits for the P-MOSFETs that were fabricated.
For the N-MOSFETs, the starting wafer is a conventional boron-doped bulk wafer
with the resistivity of 10-20 ohm-cm. For each Tox, three wafers through identical
processing conditions are fabricated in order to model the device variations. For the P-
MOSFETs, the starting wafer is a conventional phosphorous-doped bulk wafer with the
resistivity of 10-20 ohm-cm. For each Tox, two wafers through identical processing
conditions are fabricated. For both the N-MOSFETs and P-MOSFETs, there are a total
of five Tox's splits, ranging from 7 nm to 33 nm. Thus, there are a total of 15 wafers of
N-MOSFETs and 10 wafers of P-MOSFETs.
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N-MOSFETs'
Table 4.1 Processing parameter splits for N-MOSFETs
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Wafer ID Tox BF2 dose VT
High: 1.0 x 1013cm- 2 1.05 V
G7, E7, B4 9 nm Med: 5.5 x 1012 0.67 V
Low: 3.1 x 1012 0.50 V
High: 5.0 x 1012 0.80 V
Al, BO, D4 13.5 nm Med: 3.1 x 1012 0.55 V
Low: 2.0 x 1012 0.35 V
High: 3.5 x 1012 0.35 V
D3, F5, G6 19 nm Med: 2.4 x 1012 0.22 V
Low: 1.7 x 1012 0.05 V
High: 2.9 x 1012 0.65 V
G4, F7, A4 24 nm Med: 2.1 x 1012 0.42 V
Low: 1.5 x 1012 0.27 V
High: 2.7 x 1012 0.45 V
A2, E3, B5 33 nm Med: 1.9 x 1012 0.27 V
Low: 1.4 x 1012 0.15 V
P-MOSFETs
Table 4.2 Processing parameter splits for P-MOSFETs
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Wafer ID Tox Phosphorous dose VT
High: 7.5 x 101 2cm-2 - 1.05 V
G1, H1 9 nm Med: 5.0 x 1012 - 0.81 V
Low: 2.5 x 1012 - 0.55 V
High: 4.0 x 1012 - 0.95 V
E6, D6 13.5 nm Med: 2.7 x 1012 - 0.75 V
Low: 1.1 x 1012 - 0.30 V
High: 2.5 x 1012 - 0.50 V
C4, CO 19 nm Med: 1.4 x 1012 - 0.22 V
Low: 9.0 x 1011 - 0.15 V
High: 1.7 x 1012 - 1.15 V
G2, F2 24 nm Med:1.1 x 1012 - 0.70 V
Low:8.0 x 1011 - 0.45 V
High:1.1 x 1011 - 0.95 V
C7, B5 33 nm Med:9.0 x 1011 - 0.62 V
Low:7.0 x 1011 - 0.55 V
Within a wafer for each Tox, three different channel dopings(Nsub) are implanted.
Instead of having different Nsub's on different wafers, which would have been much easier
and simpler process, the Nsub splits are done on the same wafer in order to minimize the
effects of device variations on the Nsub splits. Rows 2, 5, and 8 are chosen for the highest
doping concentration, rows 1,4, and 7 for the medium doping concentration, and rows 3
and 6 for the lowest doping concentration for all the wafers. The rows that are not being
implanted are covered by photoresist. For example, when rows 2, 5, and 8 are to be
implanted with the highest dose, all the remaining rows are covered by photoresist. This
procedure is repeated for all three doping concentrations.
The splits in Tox can be used to test the parameter n and m's dependence on Tox
and also on Eox. Since Tox is different, applying the same bias Vgs and Vds would stress
MOSFETs at different Eox's, and, thus, the parameters' dependence on Eox can be
characterized. The splits in Nsub are also used in a similar way to determine the
parameters' functional dependence on Nsub. This is especially interesting because the
energy band, in the channel near the drain, bends by different amount for different doping
concentrations, and, would change the Dit, the critical energy to create the interface-traps,
thus, change the parameter m(= it ). This test can illuminate on the existing, physical
hand-waving theory regarding the parameter m's dependence on Eox as explained before.
4.2 Process Flow and Fabrication
Four masks are used in building both the N-MOS and P-MOS devices: active-area
pattern, gate definition, contacts, and metal mask. SUPREM III is used in order to
simulate the entire process. Since there are five different oxide thicknesses and fifteen
different doses for channel implant for both N-MOS and P-MOS, the simulation is
repeated with different parameter values, such as different temperatures and time lengths
for the gate-oxidation, and different values of implant doses in order to design the
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MOSFETs according to the desired specification. For example, for all the gate oxide
thicknesses, it is aimed that the highest VT is 1V, the medium one is 0.75V, and the lowest
one is 0.5V(in absolute magnitude for P-MOS devices). An example input and output file
of the SUPREM simulation are shown in Figure 4.1 and 4.2. However, as shown in Table
4.1 and 4.2, the actual measured values are a bit different from the simulated ones. This
shows the limit on the accuracy of the SUPREM III simulator.
There are some noticeable characteristics of this process. First, all the gate
oxidations are carried out at the same temperature 950 C in order to keep the oxide
quality about the same. The aimed oxide thicknesses from the simulation are 7, 12, 18,
24, and 30 nm. There is again a small discrepancy between the simulated and the
measured values as shown in Table 4.1. Although the simulator yields 16 minutes for 7
nm of the gate oxide at 950 C, the actual thickness measured by ellipsometer is
approximately 9 nm after the specified time period of the oxidation. This difference is
due to the rapid dry oxidation at relatively high temperature 950 C.
Second, an over-exposure technique is employed in order to yield the MOSFETs
for the channel length as short as 0.25 gm. The photo-lithography system which is used
for this process uses the ultraviolet(UV) G-line light whose wavelength is too long to
fabricate very short channel devices. Using this lithography system, the minimum feature
size that can be reliably fabricated is about 1 m. Thus, an astute fabrication technique
called the over-exposure is used in order to make short channel devices using this
lithography system. The gate-definition mask is designed such that the smallest channel
length goes down to as small as 0.5 gim, and the channel length of the device increases
every 0.1 m until 1.2 jgm. In order to make very short channel devices, we purposely
increase the light exposure time in order to barely expose away the smallest channel
length, in this case, 0.5 gm. Then, starting from 0.6 jim, we have a very short channel,
which is on the verge of being exposed away. Usually, the first few smallest dimensions,
in this case, up to 0.8 gm do not form a well-defined channel. For my devices, starting
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TITLE N-MOSFET SIMULATION
COMMENT This simulation is just on the active area.
COMMENT HI Vt IMPLANT SPLIT with gate oxide = 70A
INITIALIZE SILICON <100>, ONCENTR=2.S5E14 BORON, THICKNESS=2
COMMENT STEP i
DIFFUSION -IME=30 TEMPERAT=900 DRYO2
PRINT LAYERS
COMMENT STEP 2
IMPLANT DOSE=1E13 ZNERGY=40 BF2
PLOT CHEMICAL ACTIVE BORON
COMMENT STEP 3
ETCH OXIDE ALL
PRINT LAYERS
COMMENT STEP 4 : GATE OXIDATION FOR 70A
DIFFUSION TIME=16 TEMPERAT=900 DRYO2
PRINT LAYERS
COMMENT STEP 5 : POLYSILICON DEPOSITION
DEPOSITION THICKNESS=0.3 POLYSILI TEMPERAT=625 CONCENTR=1E19 AS
PRINT LAYERS
PLOT ACTIVE BORON
COMMENT STEP 6 : POLYSI GATE IMPLANT
IMPLANT DOSE=4E15 ENERGY=25 AS
comment PRINT LAYERS
PLOT ACTIVE AS
COMMENT STEP 7 : DIFFUSION OF IMPLANTED AS
DIFFUSION TIME=18 TEMPERAT=950 DRYO2
COMMENT STEP 8 : ETCH OXIDE
ETCH OXIDE ALL
PRINT LAYERS
PLOT ACTIVE AS
COMMENT STEP 9 : METALIZATION
DEPOSITION THICKNESS=1.0 ALUMINUM
PRINT LAYERS
COMMENT STEP 9 : Vth
V.THRESHOLD SURFACE
SAVEFILE FILENAME = siml-h STRUCTUR
Figure 4.1 An example input file to SUPREME III. The corresponding output is shown
in Figure 4.2
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Thu Apr 14 83:27:06 1994
Simuation commands input *om s *ml-h.sup
Simulation commands input from slml-h.sup
material type
OXIDE
SILICON
thickness dx dxmin
(microns) (microns)
0.0110 0.0100 0.0010
1.9952 0.0100 0.0010
top
node
298
300
bottom
node
299
500
orientation
or grain size
<100>
Integrated Dopant
Net
active
-3.1369E+08
-4.9434E+10
-4.9748E+10
chemical
-3.1369E+08
-4.9434E+10
-4.9748E+10
Total
active
3.1369E+08
4.9434E+10
4.9748E+10
chemical
3.1369E+08
4.9434E+10
4.9748E+10
Integrated Dopant
BORON
active chemical
3.1369E+08 3.1369E+08
4.9434E+10 4.9434E+10
4.9748E+10 4.9748E+10
Chemical BORON Impurity Profile
14
0.00
0.01
15 16 17 18 19 20
,-,,---r------T-'2'1'1"==========
,,,,,,,,,,,,,,,,,,,--,-*-------------c--
------------ ----- """'-'-"'-"-'--
no.
Z
I·
no.
i2
:1.0.
2
1
sum
21
I
I
I
I
I
I
1 *
I
1
I
I
*
I
I 
3.25 +----*-------------------------------
Ir
* I I 1 I
t * I 1 I I
t * I 1 1 1 I
STEP 4 : GATE OXIDATION FOR 70A000\000\000\000\000\000\000\000\000\000\00\0\0\0\0\0\0\0\0\0\)\000\000\000\000\000\000\000\000\000\000\0\0\0\0\0\0\0\0\0\o00\0\0\0\0\0\0\0\0\00\000\000\000\000\000\000\000\000\000\00\
0\000\000\000\000\000\000\000\000\000\000
thickness dx dxmin
(microns) (microns)
0.0070 0.0100 0.0010
1.9921 0.0100 0.0010
top bottom
node node
298 299
300 500
orientation
or grain size
<100>
'ayer -aterial type
no.
I
1
OXIDE
SILICON
Figure 4.2 The simulated result of the input file shown in Figure 4. 1. The simulated Tox
= 12 nm and VT = IV.
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_ayer material type
.o.
4 ALUMINUM
- ?POLYSILICON
OXIDE
SILICON
thickness cx dxmin top
(microns) Imicrons) node
1.0000 ,.3100 0.0010 167
0.2870 C.0100 0.0010 268
0.0070 0.0100 0.0010 298
1.9921 0.0100 0.0010 300
bottom
node
267
297
299
500
orlentation
Dr grain size
0.4138
<100>
STEP 9 th
Thresnoid Voltage Calculation.
Device Temperature: 27. degrees C.
Fixed Oxide Charge Density: O.0000E+00 per unit area
Bulk Contact Concentration: -.8894E±17 per cm-3, p-type
Oxide Capacitance:
Vsub
. 000
. 500
1.000
. 500
2. 000
.500
3.000
3.500
4. 000
4.500
5. 0 C) 0
Vth
1.061
1.303
1.497
1.659
1.794
1.907
1.990
1.963
1.957
1.957
1.958
4.9036E-07 F/cm
Vpnch
1.043
1.281
1.472
1.631
1.773
1.878
1.956
1.928
1.919
1.917
1.916
Xdpl
0.047
0 .057
0.067
0.077
0 .097
0 .107
0 .137
1.037
1.897
2 .542
3 .042
Figure 4.2 continued from the previous page
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from approximately 0.9 m drawn dimension, the MOSFET starts to have good
characteristics. This technique is called the over-exposure technique, and it requires a
very careful calibration of the lithography tool and inspection of the lithography result. A
typical light exposure time is about 0.18 seconds as opposed to 0.12-0.14 seconds for a
normal process.
Third, short channel devices have shallow junction depth. As mentioned in Chapter
1, the scaling for the junction depth is necessary as well as for the channel length. In order
to achieve a shallow junction depth, a short drive-in is carried out at high temperature.
For this process, the drive-in is carried out for 13 minutes at 900 C. The simulated
junction depth is 0.12 glm.
The entire process flow is designed and implemented using the Process Flow
Representation (PFR), a research project to computerize the processing steps in the
Microsystems Technology Laboratory(MTL) at M.I.T. Although it takes some initial
effort and time to learn to program in PFR, it facilitates the processing steps in fabrication
later since all the procedures are computerized. The PFR can be especially useful if the
wafers are fabricated by a group of people since the computer program provides a clear
communication between fabricators. The complete flow for my process in the PFR
program is attached in the Appendix for more detailed process steps that are not discussed
above.
4.3 Device Characterization
Once the MOSFETs are fabricated, their I-V characteristics need to be verified
before being stressed in order to model the hot-electron degradation parameters. Figure
4.3 shows drain current(ID) characteristics as a function of Vgs and Vds. The wafer ID is
G7 and Tox = 9 nm. The measured device is in row 5 on the wafer G7, and, as shown in
Table 4.1, the extrapolated VT at Vbs = OV is 1V. The extracted channel length, using
the Rmeas algorithm[44], is 0.3 gm, and the width is 10 gm. Figure 4.4 shows substrate
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current(Isub) characteristics as a function of Vgs and Vds. The Isub is plotted on the log
scale since the order of magnitude varies by about 106 from the lowest to the highest
value. Both ID and Isub show clean, nice device characteristics.
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Figure 4.3 (a) ID VS. Vgs for several Vbs biases.
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Figure 4.3 (b) ID vs. Vds for several Vgs biases.
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Figure 4.4 (a) Isub vs. Vgs for several Vds biases.
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Figure 4.4 (b) Isub vs. Vgs for several Vbs biases
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Chapter V
Hot-electron Degradation Model &
Its Parameter Extraction
5.1 Overview
Fabricated MOSFET devices have been stressed at various stressing conditions in
order to determine the hot-electron degradation parameters' dependence on the MOSFET
processing parameters(from the MOSFET splits) and stressing conditions. For a review
of the degradation parameters, the degradation model is shown below.
ANit= [ ID (IS )m t I (5.1)
In order to predict the number of interface states generated, or the amount of
corresponding change in the I-V characteristics of MOSFETs after the MOSFETs
undergo the hot-electron degradation, Equation (5.1) is used in the circuit aging
simulator(CAS). In order to use the simulation program, however, the degradation
parameters n, m, and H must be extracted by stressing and measuring the MOSFETs.
The physical meanings of the degradation parameters and their extraction technique are
explained in detail in Chapter 2.
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An accurate extraction of these parameter values is very critical in simulating the
hot-electron degraded behavior of circuits after the circuits operate for a user-specified
period of time.
A small amount of inaccuracy in the degradation parameter values may result in a huge
amount of error in the simulation because the calculated ANit for one cycle is extrapolated
to a ANit value that each MOSFET device in circuits would have after being operated for
a user-specified period of time. An example for an error in extracted parameter n is
shown in Figure 5.1. It is shown that as deviation of the extracted parameter n value is
further away from the true n value, the extrapolation error increases by large amount as
the number of extrapolated cycles increases.
The importance of accurately extracting the degradation parameters n, m, and H
has motivated to study their extraction method(for example, choosing an optimal stressing
condition) and their physical meanings. As an initial step, the degradation parameters'
dependence on MOSFET processing parameters, such as Tox and Nsub, and stressing
conditions, such as different biases of Vgs, Vds, and Vbs, has been characterized. Its
result is also analyzed in order to illuminate on the existing physical mechanisms, and to
further the understanding of and build up on the current theories.
5.2 Degradation Parameters' Characterization
5.2.1 Parameter n
5.2.1.1 Oxide Thickness(Tox)
The extraction method of the parameter n was shown in Figure 2.3 in Chapter 2.
AID
is plotted against the stressed time in log-log scale, and the slope of the fitted lines
ID
corresponds to the parameter n. Figure 5.2 shows the parameter n's dependence on Tox.
MOSFETs with different Tox's, which are stressed, have the same amount of doping
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Figure 5.1 Extrapolated error as a function of deviation of the measured n value from the
true n value
concentration(Nsub). The stressing condition for each Tox is chosen such that the
strength of the electric field across the gate-oxide at the drain end(Eox) remains equal for
all the oxide thicknesses. Equation (2.11) is used in order to model the Eox. The Vgs and
Vds bias are chosen such that the degradation mechanism for all the Tox's is in the same
regime, namely the interface-trap dominant regime[17]. The chosen stressing condition
and the MOSFET splits ensure to decouple the effect of Tox on the parameter n from all
the other MOSFET processing parameters, stressing conditions, and the degradation
mechanisms. As one can see, the slopes of the fitted lines are approximately equal to one
another for the range of Tox's from 13.5 nm to 24 nm. As a matter of fact, the data
compared with those of Figure 2.3 are very similar. In all cases, the parameter n value is
about 0.5 from the oxide thickness of 9 nm to 24 nm. Tox 33 nm is not used since the
Eox cannot be normalized to have the same strength because its source-drain break-down
voltage is not high enough to support large Vgd for the same strength of Eox. From these
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Figure 5.2 The degradation rate coefficient n's dependence on Tox
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data, we conclude that the degradation rate coefficient n is independent of the gate-oxide
thickness.
5.2.1.2 Channel Doping Concentration(Nsub)
Figure 5.3 shows the parameter n's dependence on Nsub. Tox of the used
MOSFETs is 13.5 nm. Again, all the stressing conditions are chosen such that the effect
of Nsub is decoupled from all the other parameters, such as Eox and degradation
mechanisms. As one can see, the degradation rate coefficient n is independent of the
channel doping concentration. This is interesting because the amount of energy band
bending in the channel is different for different Nsub's. Physically, it says that the time
acceleration factor n in the hot-electron degradation is not influenced by the band bending
in the channel(i.e. the vertical electric field in the channel).
5.2.1.3 Electric Field Across the Gate-oxide at the Drain(Eox)
The rate coefficient n's dependence on Eox is shown in Figure 5.4. In part (a), Tox
of the stressed MOSFETs is 9 nm. The stressing Vds is set at 4.5V, and the Vgs is swept
from 2.1V to 3.6V. These stressing conditions vary the Eox, but the dominant
degradation mechanism is still under the interface-traps regime[17]. The channel doping
concentration is kept the same at 5x101 7 cm- 3 for all the Eox's. The stressing Vbs is set
to OV. It is shown that n is the same for all the stressing Eox's. This is verified by using
another set of devices in part (b). Tox of the stressed MOSFETs is 13.5 nm. The
stressing conditions are similar to those in part (a) so that the effect of Eox is separated
from all the other MOSFET processing parameters, stressing conditions, and degradation
mechanisms. As in part (a), n is independent of the stressing Eox.
5.2.1.4 Hot-electron Degradation Mechanism
Thus far, the degradation rate coefficient n has been shown independent of the
MOSFET processing parameter Tox and Nsub and the stressing condition Eox.
However, as explained in Section 1.1.3, the MOSFETs undergo the hot-electron
degradation by various degradation mechanisms. It has been shown in [16-17] that the
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A
hole-traps dominate the degradation mechanisms at low Vgs, the interface-traps at
medium Vgs, and the electron-traps at high Vgs for a fixed value of Vds. The rate
coefficient n's dependence on the degradation mechanisms is shown in Figure 5.5. In part
(a), for a fixed stressing Vds = 3.9V, the Vgs is swept from near the VT up to Vds so that
all the degradation regimes are covered. In part (b), MOSFETs with different Tox is
stressed. In this figure, the stressing Vds = 4.5V, and, the Vgs swept again from low VT
up to Vds value. In both figures, the rate coefficient n has a clear dependence on the
degradation mechanism. More specifically, n is the highest under the interface-traps
regime and is about the same for both the electron- and hole-traps regimes. The extracted
n values for both Figure 5.5(a) and (b) are shown in Figure 5.6(a) and (b), respectively.
Although its physical reason is still to be explored and researched, this dependence
raises a question which value should be used in simulating the hot-electron degraded
performance of circuits. The true n value would lie between these values because each
MOSFET in the simulated circuits undergoes the hot-electron degradation by convolution
of these various degradation mechanisms. Since a small inaccuracy can compound the
extrapolation error as shown in Figure 5.1, a reliability engineer should be aware of the
confidence limits on the lifetime prediction when extracting the degradation parameter n in
order to simulate the hot-electron performance degradation with CAS. It is suggested,
however, that the n value closer to the one in the interface-traps regime is used since it
simulates the worst hot-electron degradation performance.
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5.2.2 Parameter m
5.2.2.1 Oxide Thickness(Tox)
The extraction method of the parameter m was shown in Figure 2.4. Once
MOSFETs are stressed at a wide enough range of Lu ratios, I is plotted against the
ID W
Iub in log-log scale, and the slope in absolute magnitude of the fitted lines corresponds to
ID
the parameter m. This was shown in Equation (2.12). As shown in deriving Equation
(1.4), m is physically the ratio of the critical energy required to create the interface-traps
{Iit
over the critical energy to cause the impact ionization(i.e. m=- ). Since the impact
(Di
ionization energy i remains constant at 1. leV for Si, plotting the degradation parameter
m against various MOSFET processing parameters and stressing conditions would show
the Dit's functional dependence on the MOSFET processing parameters and stressing
conditions.
The (Dit's dependence on Tox is shown in Figure 5.7. For all the MOSFETs that
were stressed with various Tox's, the same Nsub is used and the Eox is normalized so
that the hot-electrons in the MOSFETs face the same strength of Eox. In Figure 5.7(a),
the lifetime correlation plot is shown to extract the parameter m, and in 5.7(b), the
extracted m value is shown for each Tox. The line fitting to the data is done using the
least square error approximation. Although the m seems to be a bit lower for Tox = 24
nm than for the other two Tox's, this is not statistically significant. The error is due to the
scattered data points. Figure 5.7 suggests Dit's independence on Tox. The transit time
for the hot-electron to travel through the gate-oxide after it crosses over the Si-SiO 2
energy barrier height is longer for the thicker Tox. Therefore, the parameter m's
independence on Tox suggests that the critical energy to create the interface-traps is not
correlated with the hot-electron transit time through the gate-oxide. Physically, it seems
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to be coherent since the amount of Si-SiO2 interface damage should not be related with
how long the hot-electron stays in the gate-oxide after it passes the interface.
5.2.2.2 Channel Doping Concentration(Nsub)
The lifetime correlation plot is shown in Figure 5.8 in order to observe the
degradation parameter m's dependence on Nsub. Constant Eox of 1.5 MV/cm is applied
to all the stressed MOSFETs whose Tox=13.5 nm in Figure 5.8(a). The slope m has a
clear dependence on Nsub. Since it was found that the m is independent of Tox in the
above discussion, the data on another Tox are compared in Figure 5.8(b). In Figure
5.8(b), Eox is kept the same 1.5 MV/cm as in Figure 5.8(a), and Tox=19 nm. In both
figures, it is shown that the m has higher values for higher doping concentrations. The
extracted m values in Figure 5.8(a) and (b) are plotted against the Nsub in Figure 5.9.
The Oit's dependence on Nsub is expected because the energy band bends by
different amount in the channel when the channel doping concentration is different. As the
energy band, which shows the vertical electric field in the channel, bends more, the current
path would be located deeper into the Si, away from the Si-SiO2 interface, thus, making it
more difficult for the hot-electrons to cross over the energy barrier at Si-SiO2 interface.
However, this is only a possible explanation since the physical reason why the energy band
bends more for the heavier channel doping concentration is not explained yet. It is also
possible that the Dit is greater for the higher Nsub, not because of the energy band
bending, but because of different hot-electron degradation mechanisms. For example, it
has been reported that the hot-hole-induced-interface traps are favored for the higher
Nsub[4 5], and the parameter m is modeled as follows:
it, h* L (5.2m= -(1+ ) (5.2)
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Using the model (5.2), the reported extracted m values are between 5 and 6, which are
generally higher than those for the hot-electron-induced-interface-traps. In order to
observe the carriers, electric field, and potential distributions in the stressed MOSFETs, a
device simulation needs to be run with a semi-conductor device simulator, such as
MINIMOS and Medici. This will help us to picture the hot-electron/hot-holes
distributions and summarize the existing theories in more unified and consistent way.
5.2.2.3 Electric Field Across the Gate-oxide at the Drain(Eox)
In a stressing condition where Vgs < Vds, which is usually the case in a circuit
operation, the vertical electric field across the gate-oxide(Eox ) acts against the hot-
electrons because the field points toward the gate terminal from the drain terminal. The
stronger the Eox is, the more difficult it is for the hot-electrons to cross over the energy
barrier at the Si-SiO 2 interface, the more energy needed to create the interface-traps, thus,
the it is greater. This is shown by the energy band diagram in Figure 5.10. The band
diagram is drawn across the MOS structure at the drain end of the channel. As the Eox
becomes larger, the band bending across the oxide becomes larger. The band bending in
Figure 5.10 Energy band diagram across the MOS structure drawn at the drain end of the
channel
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the channel becomes also larger, and, as a result, the current path is further into the Si,
away from the Si-SiO 2 interface. Thus, additional energy is required for the hot-electrons
to approach the Si-SiO 2 interface first, and, then, to cross over the energy barrier height
to create the interface-traps. This hypothesis is verified in Figure 5.11. In Figure 5.1 1(a),
all the stressed MOSFETs are located on the same row of the same wafer, thus, having the
same Tox and Nsub. Only the stressing Eox is changed. As one can see, the 4 it is greater
for the stronger Eox. In order to verify its universality, the same test is performed on
MOSFETs with different Tox and Nsub, and with a wider range of Eox. Its result is
shown in Figure 5.1 (b). As before, the <it is greater for the stronger Eox.
It is interesting to notice, however, that the above explanation in terms of the
energy band diagram may not be complete. The Dit in Figure 5.11 (b) varies more than by
2eV. It has also been reported that in LDD devices, the dependence of bDit on Eox has
even larger variations[31]. Although an accurate device simulation needs to be done
before predicting the amount of energy band bending, it is very unlikely that the energy
band will bend by more than 2eV in Si. In other words, it is strongly believed that there
are some other unknown mechanisms or factors that are involved in contributing to the
bit dependence on Eox besides the band bending.
In order to verify the universality of the Dit dependence on Nsub and Eox,
MOSFETs are stressed at higher Eox with varying Nsub's in Figure 5.12(a). Tox of the
chosen devices is 9 nm. Notice that the tIit is independent of Tox from Section 5.2.2.1.
As before, the <>it is higher for the higher Nsub. This result is overlaid on Figure 5.9
with previous data, and it is shown in Figure 5.12(b). It is clear that the {Iit is higher for
the higher Nsub and Eox.
Although there are possible theories to explain such dependencies, it still lacks
clear physical explanations. As an example, an energy band bending theory has been
suggested. For another example, different degradation mechanism, namely the hot-hole-
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induced-interface-traps, has been suggested. However, both theories are not still clearly
verified.
5.2.2.4 Substrate Bias(Vbs)
Thus far, all the MOSFETs have been stressed with no substrate bias(Vbs=OV)
because the maximum substrate current Isub occurs at Vbs=OV for a given set of Vgs and
Vds. Now, in order to understand the variations of bit physically, different Vbs's have
been applied. First, in order to check the Dit's dependence on Eox, the stressing Eox is
used as a variable and a constant Vbs=5V is applied. As in no substrate bias case, the bit
is larger for the higher Eox. This is shown in Figure 5.13(a). In Figure 5.13(b), the Dit is
compared between the stressing condition Vbs=OV and Vbs=5V. For both Vbs's, the Vgs
and Vds remain the same. It is clear that the Dit is larger for the substrate bias Vbs-=5V.
The same test is performed on MOSFETs at different Eox, and its result is shown in
Figure 5.13(c). As in Figure 5.13(b), the 'Dit is larger when there is a substrate bias.
Smaller values of Vbs have not been tested because the VT dependence of
MOSFETs on the substrate bias is not much big as shown in the device characterization in
Figure 4.3(a). In other words, the VT for Vbs=3V, for example, is not much different
from the VT for Vbs=5V. The physical reason for such a dependence is speculated that
the hot-holes are favored into the gate-oxide as Vbs is increased. In Figure 4.4(b), the
data show that the peak of the Isub curve shifts to the right as Vbs increases. As it moves
to the right, it becomes more favorable for the hole-traps to occur[45]. If the hot-hole-
induced-interface-traps are the dominant degradation mechanism, then the Dit is modeled
by Equation (5.2), which generally yields higher value than -.
Many physical reasons for the degradation parameters n and m, which have given
thus far have not been experimentally verified. The most formidable task about the
experimental verification of the given theories is the difficulty of separating the numerous
hot-electron degradation mechanisms from one another. MOSFETs go through the
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degradation dynamically through the convolution of these degradation mechanisms, and, it
is unclear how to decouple the effect of each degradation mechanism to clearly understand
the degradation parameters.
5.3 Summary
The hot-electron degradation parameter n and m's dependencies on various
MOSFET processing parameters, stressing conditions, and the degradation mechanisms
are summarized in Table 5.1. The "yes" indicates that the degradation parameter is a
function of the corresponding item, and the "no" indicates that it is not.
It has been shown that the hot-electron degradation rate coefficient n is not affected
by any MOSFET processing parameters, such as Tox and Nsub, and stressing conditions,
such as Eox and Vbs. Physically, it means that the degradation time acceleration factor n
is not influenced by the hot-electron transit time through the gate-oxide, the vertical
electric field in the channel, the vertical electric field across the gate-oxide, and the vertical
electric field across the substrate. However, the physical reason why the time acceleration
factor n is related by a power-law function with the device degradation(i.e. ANit = A * t')
is further to be investigated.
It has been also shown that the degradation coefficient m is not affected by Tox but
is affected by Nsub, Eox, Vbs, and degradation mechanisms. For the hot-hole-induced-
interface-traps, Equation (5.2) should be used although it was not done in this thesis.
Physically, it means that the critical energy to create the interface-traps(i.e. the Dit) is not
influenced by the hot-electron transit time, but is influenced by the vertical electric field
across the channel, the vertical electric field across the gate-oxide, and the vertical electric
field across the substrate. Although the degradation parameter H is as important as the
other two in simulating the hot-electron degraded performance of circuits, it has not been
characterized for this thesis because it has no physical meaning. As mentioned before, the
parameter H was introduced in Equation (1.4) in order to account for different processing
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Table 5.1 The hot-electron degradation parameter n and m's functional dependencies on
various MOSFET processing parameters, stressing conditions, and degradation
mechanisms
variations so that the model can be fitted to the data. However, since the H is the last
variable in Equation (1.4), if the correct values of the n and m are extracted, then the
extracted H should be correct as well.
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Parameter T_ Noxllh Ex Vhs Degr. Mech.
n no no no no yes
m no yes yes yes yes
Chapter VI
Conclusion & Future Research Plan
A thorough characterization of the hot-electron degradation parameters n and m
has been done for various MOSFET processing parameters, stressing conditions, and the
degradation mechanisms. The goal is to develop more physical understanding of these
degradation parameters so that their accurate values can be extracted for the circuit-level
hot-electron degradation simulation. The third degradation parameter H has not been
characterized since it has no physical meaning, and extracting the other two parameters
accurately would lead to an accurate extraction of this parameter because it is the last
variable once the n and m are acquired.
As mentioned intermittently in each section for the parameter n and m's
dependence, only partial explanation for the physical understanding is presented. The
complete analysis requires device simulations, using the semi-conductor device simulator
MINIMOS or Medici. This simulation will show us the carriers, electric field, and
potential distributions in the MOSFET, from which the hot-electrons' distribution may be
obtained. This can support more strongly only partially explained theories before. Thus,
this is an immediate research plan for the upcoming semester.
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Besides the device simulation, an experimental verification is necessary to complete
the physical understanding. The most difficult part is to decouple the effect of each
degradation mechanism on the degradation parameters. It has been reported that the
technique of charge pumping current(Icp) measurement can separate ANit from charge
trappings[19] to a certain extent. However, it still remains unclear how the effect of the
hot-hole-induced-interface-traps on the degradation parameters can be separated from that
of the hot-electron-induced-interface-traps.
The eventual goal of the research is to develop a standardized guideline to extract
the hot-electron degradation parameters accurately from MOSFETs fabricated by various
technologies. This will include an optimal stressing condition in order to best simulate the
degradation at the circuit-level. The goal can be accomplished only after having a
thorough physical understanding of the degradation parameters, and, as an initial step,
their characterization has been done through extensive MOSFET stresses and
measurements.
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Appendix: Process Flow for N-MOSFETs
& P-MOSFETs
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%% This file contains the process traveller for the 1st bulk
%% NMOS devices to be fabricated by J. Seokwon Kim.
%% There should be 5 oxide splits: 70A, 120A, 180A, 240A,
%% 300A. For each oxide thickness, there are also 3 Vt splits
%% (1V, 0.75V, 0.5V).On each wafer, there are 3 Vt splits as
%% follows
%% 1V : rows 2, 5, 8
%% 0.75V : rows 1, 4, 7
%% 0.5V : rows 3, 6
%% The oxides will be grown at the same temperature 950C
PROCESS NAME : MITICL1
LOT NAME : KIMNMOS1
OWNER : JEFFERY SEOKWON KIM
STARTING BULK WAFER : P SUBSTRATE (Boron doped, 2.5E14 cm^-3)
RESISTIVITY : 10-20 ohm-cm
Total number of wafers : 2 for each gate oxide thickness(= 10)
WAFER NAMES
70A
120A
180A
240A
300A
G7, E7, B4
Al, BO, D4
D3, F5, G6
G4, F7, A4
A2, E3, B5
* indicates a step which needs to be modified from the NMOS baseline
opset
STEP # STEP DESCRIPTION OPSET
1* Stress Relief Oxide dsro220
dsro220.set (recipe 230/A1)
(950C, 38.75min in DryO2
950C, 30min in N2)
Dummy #1 in for SRO monitoring, out
Dummies #2,3 in; dummy #4 in, out
2 LPCVD Silicon Nitride dnitl-5k
dnitl.5k.set (recipe 410/A5)
(800C, 2hr)
Dummies #2,3 for Nitride monitoring,out
3 Active Area Pattern
phfieldsor.set
(Mask: SOI CD
Job: ICL CWR1)
phactive
4 Nitride Plasma Etch plnitl-5k
plnitl.5k.set
Dummy #2 in, for etch monitoring, out
5* P-Field Implant (p-bulk)
ipfieldlsu.set
(Boron, 3E13, 25 keV)
dummy #4 and its twin in, out
ipfieldkim
INFORMATION
standard baseline
gate oxidation
standard baseline
nitride deposition
standard baseline
active area pattern
under ../baseline
directory
standard baseline
plasma nitride etch
dose is changed
from the baseline
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phash6 Resist Ash
ash.set
7 Field Oxide dfield5-lk
Tox = 5000A
Dummy #4 in for fox monitoring, out
8 Nitride Wet Etch wnitl-5k
wnitl.5k.set
Dummy #3 in for etch monitoring, out
Stress Relief Oxide Wet Etch !
wsro220.set
Dummy #1 in for SRO etch monitoring, out
Dummy Gate Oxide Growth
dgatel20.set (recipe 112/A2)
(900C, 25min in DryO2
900C, 25min in N2)
Dummy #5 in for oxide monitoring, out
Dummies #6 & #7 in, out
standard baseline
field oxidation
standard baseline
nitride wet etch
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Dpset finish
****************(repeat 11,12,13 for implant splits)**************'***
11* Channel Implant Pattern Number wafers
phchannel.set Opset start
(Mask: no mask Opset finish
Job: LSU,4 for HI vt)
LSU,9 for MED vt)
Decide channel implant dose now using known dummy oxide thick-
ness and SUPREM, so as to have non-fully depleted mode for
higher dose implants, lower dose implant and intrinsic are
fully depleted modes.
Channel Implant
ipvtlsu.set
(BF2, 40keV, 3E12 for HI vt)
(BF2, 40keV, 1E12 for MED vt)
(no implants for low vt)
Dummies #6 & #7 in, out
13 Resist Ash
ash.set
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
*********************(repeat 11,12,13 for implant splits)*******************
14 Dummy Gate Wet Etch Number wafers
wgatel20.set Opset start
Dummy #5 in for etch monitoring, out Opset finish
Dummies #6 & #7 in
-**************(repeat 15 for gate-oxide splits)**********************
15* Gate Oxide Number wafers
dgatelO9.set (recipe 112/A2) Opset start
(900C, 25min in DryO2 Opset finish
900C, 25min in N2)
Dummies #6 & #7 out
Dummies #8 & #9 in for oxide monitoring
Dummy #10 in, out
-**************(repeat 15 for gate-oxide splits)**********************
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10*
12*
LPCVD Polysilicon Number wafers
poly3k.set (recipe 428/A6) Opset start
(625C) Opset finish
Dummies #8 & #9 for poly monitoring, out
Dummy #11 in, out
17 Poly Gate Pattern
phpolylsu.set
(Mask: SOI CP
Job: ICL CD1)
18 Plasma Poly Etch
plpoly3k.set
Dummy #8 in for etch monitoring, out
19 Resist Ash
ash.set
20 N+ Poly/S/D Pattern
phn+lsu.set
(Mask: SOI CN+
Job: ICL CP1)
21* Poly And S/D Implant
inpsdhao.set
(As: 25kev,4e15)
Dummies #10 & #11 in, out
22 Resist Ash
ash.set
23 P+ Poly/S/D Pattern
pp+lsu.set
(Mask: SOI CP+
Job: ICL CD1)
24* P+ Sub Contact Implant
innsdlsu.set
(BF2: 25kev,4e15)
Dummy #9 in, out
25 Resist Ash
ash.set
26*
27*
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Poly And S/D Diffusion Number wafers
ddrivehao.set (recipe 113/B5) Opset start
(900C, 15min in Dry 02) Opset finish
(900C, 5 min in N2)
Dummies #6,#7,#9,#10 & #11 in,out
Dummy #10 for oxide increase (beyond gate oxide) monitoring
LTO Deposition Number wafers
dlto4k.set (recipe 437/A7, 400C) Opset start
Dummies #12 &#13 in for LTO monitoring Opset finish
28 LTO densification
dann.set (recipe 806/B5)
(950C, 30min in N2)
Dummies #12 & #13 out
Dummies #6,#7,#9,#10 & #11 in,out
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Number wafers
Opset start
Opset finish
16*


929 Resist Coat
phcoat.set
Number wafers
Opset start
Opset finish
30 Backside LTO Wet Etch Number wafers
wlto4k.set Opset start
Opset finish
Dummies #6 & #7 in for channel doping monitoring, out
Dummy #9 in for P + sub contact doping monitoring, out
Dummy #10 in for S/D doping monitoring, out
Dummy #11 in for poly doping monitoring, out
31 Backside Poly Plasma Etch
plpoly3k.set
(CCL4, 45sec/8sec)
32 Backside Oxide Wet Etch
wox5k.set
33 Resist Ash
ash.set
34 Contact Pattern
phconthao.set
(Mask: SOI CC
Job: ICL CP1)
35 LTO Plasma Etch Nu
pllto4k.set Op
(CF4) Op
Dummies #12 & #13 in for etch monitoring
36 LTO Wet Etch Nu
wlto4k.set Op
Op
Dummies #12 & #13 for etch monitoring, out
37 Resist Ash Nu
ash.set Op
Op
38 Metal Deposition (Al) Nu
cvclugc.set Op
(Use Varian.set) Op
Dummy #14 in for metal monitoring, out
39 Metal Pattern Nu
phmetlsu.set Op
(Mask: SOI CM1 Op
Job: ICL CC)
40 Metal Plasma Etch Nu
plmetal.set Op
41 Resist Ash
ash.set
42 Sinter Metal
dsinter.set (recipe 710/B8)
(400C, 40min in H2+N2)
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
mber wafers
set start
set finish
mber wafers
set start
set finish
mber wafers
set start
set finish
mber wafers
set start
set finish
mber wafers
set start
set finish
mber wafers
set start
set finish
mber wafers
set start
set finish
Op
Nu
Op
Op,
Number wafers
Opset start
Opset finish
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PROCESS NAME : MITICL2
LOT NAME : KIMPMOS1
OWNER : JEFFERY SEOKWON KIM
STARTING BULK WAFER : N SUBSTRATE (P DOPED, 2.5E14 cm-3)
RESISTIVITY : 10-20 ohms
WAFER NAMES
70A
120A
180A
240A
300A
G1, Hi
E6, D6
C4, CO
G2, F2
C7, B5
'r indicates a step which needs to be modified from the PMOS baseline
opset
STEP # STEP DESCRIPTION STATUS
______
1* Stress Relief Oxide
dsro220.set (recipe 230/A1)
(950C, 38.75min in DryO2
950C, 30min in N2)
Dummy #1 in for SRO monitoring, out
Dummies #2,3 in; dummy #4 in, out
2 LPCVD Silicon Nitride
dnitl.5k.set (recipe 410/A5)
(800C, 2hr)
Dummies #2,3 for Nitride monitoring,out
3 Active Area Pattern
phfieldsor.set
(Mask: SOI CD
Job: ICL CWR1)
4 Nitride Plasma Etch
plnitl.5k.set
Dummy #2 in, for etch monitoring, out
5 N-Field Implant (N-bulk)
infieldpkt.set
(Phos, 3E12, 40 keV)
6 Resist Ash
ash.set
7* Field Oxide
(fox+SRO:3500A SiO2 for 1st thining)
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
Number wafers
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Nitride Wet Etch
wnitl.5k.set
Dummy #3 in for etch monitoring, out
Stress Relief Oxide Wet Etch
wsro220.set
Dummy #1 in for SRO etch monitoring, out
Dummy Gate Oxide Growth
dgatel20.set (recipe 112/A2)
(900C, 25min in DryO2
900C, 25min in N2)
Dummy #5 in for oxide monitoring, out
Dummies #6 & #7 in, out
Number wafers
Dpset start
Dpset finish
INumber wafers
Dpset start
Opset finish
Number wafers
Opset start
Opset finish
***************(repeat 13,14,15 for implant splits)******************
11* Channel Implant Pattern Number wafers
phchannel.set Opset start
(Mask: no mask Opset finish
Job: LSU,4 for HI vt)
LSU,9 for MED vt)
LSU,1 for LOW vt)
Channel Implant
ipvtlsu.set
(Phos, 40keV, 3e12 for HI vt)
(Phos, 40keV, 1.5e12 for MED vt)
(Phos, 40keV, 9ell for LOW vt)
Dummies #6 & #7 in, out
13 Resist Ash
ash.set
Number wafers
Opset start
Opset finish
Number wafers
Opset start
Opset finish
****************(repeat 13,14,15 for implant splits)*******************
14 Dummy Gate Wet Etch
wgatel20.set
Dummy #5 in for etch monitoring, out
Dummies #6 & #7 in
Number wafers
Opset start
Opset finish
*************(repeat 15 for gate-oxide split)************************
Gate Oxide
[ dgate45.set (recipe 226/A2) (45A)
(800C, 30min in DryO2
800C, 15min in N2)
dgatel00.set (recipe 236/A2)(100A)
(950C, 12min in DryO2
950C, 12min in N2)
dgate235.set (for 150A)
dgate230.set (for 230A)
dgate238.set (for 300A)]
Number wafers
Opset start
Opset finish
Dummies #6 & #7 out
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9
10*
12*
--
---
16* LPCVD Polysilicon Number wafers
poly3k.set (recipe 428/A6) Opset start
(625C) Opset finish
Dummies #8 & #9 for poly monitoring, out
Dummy #11 in, out
17 Poly Gate Pattern Number wafers
phpolylsu.set Opset start
(Mask: SOI CP Opset finish
Job: ICL CD1)
18 Plasma Poly Etch Number wafers
plpoly3k.set Opset start
Dummy #8 in for etch monitoring, out Opset finish
19 Resist Ash Number wafers
ash.set Opset start
Opset finish
20* Poly And S/D Implant Number wafers
inpsdhao.set Opset start
(BF2: 25kev,4e15) Opset finish
Dummies #10 & #11 in, out
21* Poly And S/D Diffusion Number wafers
ddrivehao.set (recipe 113/B5) Opset start
(900C, 15min in Dry 02) Opset finish
(900C, 5 min in N2)
Dummies #6,#7,#9,#10 & #11 in,out
Dummy #10 for oxide increase (beyond gate oxide) monitoring
22* LTO Deposition Number wafers
dlto4k.set (recipe 437/A7, 400C) Opset start
Dummies #12 &#13 in for LTO monitoring Opset finish
23 LTO densification
dann.set (recipe 806/B5) Number wafers
(950C, 30min in N2) Opset start
Dummies #12 & #13 out Opset finish
Dummies #6,#7,#9,#10 & #11 in,out
24 Resist Coat Number wafers
phcoat.set Opset start
Opset finish
25 Backside LTO Wet Etch Number wafers
wlto4k.set Opset start
Opset finish
Dummies #6 & #7 in for channel doping monitoring, out
Dummy #9 in for N+ sub contact doping monitoring, out
Dummy #10 in for S/D doping monitoring, out
Dummy #11 in for poly doping monitoring, out
26 Backside Poly Plasma Etch
plpoly3k.set
(CCL4, 45sec/8sec)
27 Backside Oxide Wet Etch
wox5k.set
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Number wafers
Opset start
Opset finish
Number wafers
Opset start
;; This lot contains 5 oxide splits(70A, 120A, 180A, 240A, 300A)
;; On each wafer, there are three Vt splits.
;; Vt = 1V on rows 2, 5, 8
;; Vt = 0.75V on rows 1, 4, 7
Vt = 0.5V on rows 3, 6
(fl-load "/homes/jskim/MOSFET/NMOS/PFR/lib-loc.fl")
(fl-library :database)
(fl-load "constants.fl")
(fl-load "utils.fl")
(fl-load "masks.fl")
(define MITICL1
(flow
(:doc "MITICL1 - NMOS lot with 5 oxide splits")
(:version
(:modified :number 1.0 :by "Jeffery Seokwon Kim" :date "Jan. 31,1994"
:what "NMOS lot"))
(:body
(flow
dsro220
LPCVD-SILICON-NITRIDE
(phactive :mask SOI_CD :mask-id "SOI_CD" :dswjob "ICL_CWRl")
NITRIDE-PLASMA-ETCH
ipfieldkim
RESIST-ASH
FIELD-OXIDE
NITRIDE-WET-ETCH
wsro220
dgatel20
(flow
(:wafers ("G7" "E7" "B4"))
(phjoblsu : mask EMPTY :mask-id "EMPTY" :dswjob "LSU-4")
chanlh
RESIST-ASH
(phjoblsu : mask EMPTY :mask-id "EMPTY" :dswjob "LSU-9")
chanlm
RESIST-ASH
(phjoblsu : mask EMPTY ;mask-id "EMPTY" ;dswjob "LSU-7")
chanll)
(flow
(:wafers ("Al" "BO" "D4"))
(phjoblsu : mask EMPTY :mask-id "EMPTY" :dswjob "LSU-4")
chan2h
RESIST-ASH
(phjoblsu : mask EMPTY :mask-id "EMPTY" :dswjob "LSU-9")
chan2m
RESIST-ASH
(phjoblsu : mask EMPTY ;mask-id "EMPTY" ;dswjob "LSU-7")
chan2l)
(flow
(:wafers ("D3" "F5" "G6"))
(phjoblsu : mask EMPTY :mask-id "EMPTY" :dswjob "LSU-4")
chan3h
RESIST-ASH
(phjoblsu : mask EMPTY :mask-id "EMPTY" :dswjob "LSU-9")
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chan3m
RESIST-ASH
(phjoblsu : mask EMPTY ;mask-id "EMPTY"
chan31)
(flow
(:wafers ("G4" "F7" "A4"))
(phjoblsu : mask EMPTY :mask-id "EMPTY"
chan4h
RESIST-ASH
(phjoblsu : mask EMPTY :mask-id "EMPTY"
chan4m
RESIST-ASH
(phjoblsu : mask EMPTY ;mask-id "EMPTY"
chan4l)
(flow
(:wafers ("A2" "E3" "B5"))
(phjoblsu : mask EMPTY :mask-id "EMPTY"
chan5h
RESIST-ASH
(phjoblsu : mask EMPTY :mask-id "EMPTY"
chan5m
RESIST-ASH
(phjoblsu : mask EMPTY ;mask-id "EMPTY"
chan51)
RESIST-ASH
wgatel20
(flow
(:wafers ("G7" "E7" "B4"))
gate70)
(flow
(:wafers ("Al" "BO" "D4"))
gatel20)
(flow
(:wafers ("D3" "F5" "G6"))
gatel80)
(flow
(:wafers ("G4" "F7" "A4"))
gate240)
(flow
(:wafers ("A2" "E3" "B5"))
gate300)
poly3k
(phpoly :mask SOI_CP :mask-id "SOICP" :d
plpoly3k
RESIST-ASH
innsdkim
;dswjob "LSU-7")
:dswjob "LSU-4")
:dswjob "LSU-9")
;dswjob "LSU-7")
:dswjob "LSU-4")
:dswjob "LSU-9")
;dswjob "LSU-7")
swjob "ICL_CD1")
drivekim
lto4k
TOP-RESIST-COAT
wito4k
plpolybk
wbkox
RESIST-ASH
(phcont :mask SOI_CC :mask-id "SOI_CC" :dswjob "ICLCP1")
pllto4k
wlto
RESIST-ASH
METAL-DEPOSITION
(phmetal :mask SOI_CM1 :mask-id "SOI_CM1" :dswjob "ICL_CC")
METAL-PLASMA-ETCH
RESIST-ASH
SINTER))))
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